# Dual Output Inverter for Minimized Total Harmonic Distortion using SVM

**Ch.Vinod Kumar, M.Tech, MISTE, MIE, MIAENG** vinodkumar.jntuk@gmail.com

**Abstract***-* **Nowadays Dual output inverter is mostly proposed as nine-switch inverter and nine-switch z-source inverter. This paper deals with minimization of total harmonic distortion using Space Vector Modulation (SVM) of nine-switch inverter and nine-switch z-source inverter. With this proposed method the sum of modulation indices can be increased upto 17% in contrast with the conventional scheme, in which the sum of modulation indices is same or less than unity. The SVM switching pattern proposed here lessen the cost of power devices along with thermal heat effect and also reduces the no.of. semiconductor switching. The extra voltage available for a given input dc voltage translates to a higher torque. The proposed feature will be advantageous for high power inverter applications where cost and efficiency are key design factors. Furthermore a novel SVM is proposed for reducing total harmonic distortion. The proposed SVM's performance for both nine-switch inverter and nine-switch z-source inverter is verified by simulation**

### **Keywords**

Space Vector Modulation (SVM), Nine-switch inverter, nine switch Z-source inverter.

### **I. INTRODUCTION**

Inverters are used as power controller for ac load such as motor drivers. In many cases, there are two or more ac loads, which require independent control. The conventional solution is to use separate inverters. This increases cost and volume of system. A dual output inverter has been presented in using only nine semiconductor switches (see Fig. 1). This inverter is known as nine-switch inverter and is also used as an ac/ac converter. The nine-switch inverter is composed of two conventional inverters with three common switches. In nine-switch inverter, sum of modulation index of two outputs must be less than or equal to one. Therefore, voltage amplitude of outputs is smaller, compared with two separate inverters. To remedy this problem, this paper proposes using an impedance source (z-source) network in front of nine switch inverter as a dc/dc boost converter (see Fig. 2). Z source network was used as front-end boost converter for a conventional inverter, for the first time. This inverter was called z-source inverter and has been proposed for fuel cell, photovoltaic, and wind turbine systems [6]–[8]. The z-source network also was used in other converters such as three-level inverters.



Fig.1 Nine-switch inverter

In [1], carrier-based pulse width modulation (PWM) methods have been proposed for nine-switch inverter. This paper proposes space vector modulation (SVM) methods for the aforementioned nine-switch and nine-switch-z-source inverters. In order to reduce number of semiconductor switching and total distortion harmonic (THD), some specific switching patterns for SVM are proposed. This paper is organized as follows. Section II describes the carrier-based PWM control method for nine-switch inverter. Section III describes the proposed SVM for nine-switch inverter, as well as two special SVMs with minimum switching number and THD. The proposed SVM is developed for nine-switch z-source inverter in Section IV. Section V describes maximum gain. Finally, Section VI presents simulation and experimental results.



Fig.2. Nine-switch-z-source inverter.

### **II. CARRIER-BASED PWM METHOD**

The carrier-based PWM control method for nine-switch inverter is shown in Fig. 3. There are two reference signals (upper and lower) for each phase. The upper and lower reference signals are related to upper and lower outputs respectively.



Fig.3. Carrier based PWM method for nine-switch inverter

The gate signal for upper switch of a leg is generated by comparing the carrier signal and upper reference signal of the related phase (*V*ref *UJ* ). Similarly, the gate signal for lower switch is generated from the carrier signal and lower reference signal of the related phase (*V*ref *LJ* ). The gate signal for mid switch is generated by the logical XOR of the gate signals for upper and lower switches. With this method, always two switches are ON in each leg.



Fig.4. Carrier-based PWM method switching vector

Fig. 4 shows carrier-based PWM method switching vectors. There are six vectors in each switching cycle for both outputs: two nonzero vectors, one zero vector 0 0 0, two non-zero vectors and one zero vector 1 1 1 {two active short zero  $(0\ 0\ 0)$ —two active—long zero  $(1\ 1\ 1)$ . In an active vector, output load is connected to the dc input source, while in a zero vector, the output load is short-circuited. When one of the outputs has an active or short zero  $(0 0 0)$ vector, the other output has long zero (1 1 1) vector.

## **III. SVM FOR NINE-SWITCH INVERTER**

### **© 2013 IJAIR. ALL RIGHTS RESERVED** 273

In regard to Fig. 3, each leg can be in three different semiconductors ON-OFF position. These position can be called

{1}, {0}, and {*−*1}, as is illustrated in Table I. In Table I, *J* refers to leg *A*, *B*, or *C* and *U*, *M*, *L* refers to upper, mid, and lower semiconductor, respectively.

Table I Semiconductors ON-OFF Position of Legs

	ON-OFF Position		$S_{JU}$		S <sub>JM</sub>		$S_{JL}$	
			ON		<b>OFF</b>		ON	
	0		<b>OFF</b>		ON		ON	
	$-1$		ON		ON		<b>OFF</b>	
$V_{Z}$	$\mathbf{V}_\mathrm{AU}$	$V_{AU}$	$\mathbf{v}_{\mathbf{z}}$		$V_{Z}$	$\mathbf{V}_{\mathrm{AL}}$	$\mathbf{V}_{\mathrm{AL}}$	$V_{Z}$
$\frac{\sqrt{2}}{2}$	$\mathbf{T}_1$	T <sub>2</sub>	ro Z		挚	$T_3$	T <sub>4</sub>	孕
$V_{Z}$	$\mathbf{V}_\mathrm{AU}$	$V_{AU}$	$\mathbf{v}_{\mathbf{z}}$		$V_{Z}$	$V_{AL}$	$V_{AL}$	$V_{Z}$
$\frac{1}{\gamma_{\alpha}^{\alpha}}$	$\mathbf{T}_2$	$\mathbf{T}_1$	滔		ya.	T <sub>4</sub>	$T_3$	ě

Fig. 5. Typical SVM switching vector sequence

The combination of switching vector of both outputs in Fig. 4 creates a specific sequence as shown in Fig. 5. This sequence is used to design SVM method.

TABLE II SVM SWITCHING VECTORS

<b>Vector</b>	Leg A	Leg B	Leg <sub>C</sub>	<b>Type</b>
1	1	0	0	
$\overline{2}$		1	0	
3	0	1	0	Upper
$\overline{4}$	0	1	1	Active
5	0			
6	1	0		
7	$-1$		1	
8	$-1$	$-1$	1	
9	1	$-1$	1	Upper
10	$\mathbf{1}$	$-1$	$-1$	Active
11			$-1$	
12	$-1$	1	$-1$	
13		1		
14	0		O	Zero
15	-1	-1		

There are 12 vectors in each switching cycle: {two upper active (*VAU* )—zero (*VZ* )—two upper active (*VAU* )—zero (*VZ* )—two lower active (*VAL*)—zero (*VZ* )—two

lower active (*VAL*)—zero (*VZ* )}. The switching vectors are listed in Table II. The vectors *V*1–*V*6 are upper active vectors. In these vectors, the upper output is in active state, and the lower output is in zero state. There is an inverse logic in lower active vectors (*V*7–*V*12). In zero vectors (*V*13–*V*15), both outputs are in zero state.

Table II does not include all possible variations of switching states {1}, {0}, and {*−*1}. Since a vector including {*−*1} and {0} connects both loads to the dc source at the same time, the loads lose their independence and they cannot have independent frequencies. This is the reason for avoiding a vector that includes combinations of {*−*1} and {0}. In none of the switching vectors as listed in Table II, both outputs are not in an active state at the same time. However, in vectors including both {*−*1} and {0} such as {*−*1, 1, 0}, both outputs are in active state. These vectors are ignored because

there are not all combinations of active vectors for both outputs. For example, if upper output be in active vector (1 1 0), lower output can be in vectors (0 0 0), (1 0 0), (0 1 0), or (1 1 0) as shown in Fig. 6. However, vectors (0 1 1), (0 0 1), and (1 0 1) are not available for lower output. Therefore, outputs cannot be controlled independently.



Fig. 6. Available switching vectors of nine-switch inverter while upper output is in active vector (1 1 0).



Fig. 7. Space vector diagrams for nine-switch inverter. (a) Upper output. (b) Lower output.

### **© 2013 IJAIR. ALL RIGHTS RESERVED** 274

To determine the proper active vectors, two space vector diagrams are proposed as shown in Fig. 7. The diagrams (a) and (b) are used to determine the upper and lower active vectors, respectively. The SVM active vectors are determined with regard to location of upper reference signal  $(V_{ref\ II})$  in the diagram (a) and lower reference signal  $(V_{\text{ref L}})$  in the diagram (b). The reference signals for the upper and lower outputs are defined as

$$
\bar{V}_{\text{ref U}} = V_{\text{ref U}} \angle \alpha_U \quad .......(1)
$$
  

$$
\bar{V}_{\text{ref L}} = V_{\text{ref L}} \angle \alpha_L \quad .......(2)
$$

where

$$
\angle \alpha_U = 2\pi f_U t + \phi_U \quad \dots \dots (3)
$$

$$
\angle \alpha_L = 2\pi f_L t + \phi_L \quad \dots \dots (4)
$$

where  $f_U$ ,  $f_L$  are the frequencies, and  $\phi_U$ ,  $\phi_L$  are the phases. All zero vectors *V*13*, V*<sup>14</sup> , and *V*<sup>15</sup> can be used for zero states. The type of zero vectors can be selected based on control goals and optimizations such as minimum number of semiconductor switchings.

The switching time intervals of vectors are calculated as

$$
T_1 = \frac{\sqrt{3}}{2} m_U T \sin\left(\frac{\pi}{3} - \alpha_U\right) \quad \dots \dots \dots (5)
$$

$$
T_2 = \frac{\sqrt{3}}{2} m_U T \sin(\alpha_U) \qquad \qquad \dots \dots \dots (6)
$$

$$
T_3 = \frac{\sqrt{3}}{2} m_L T \sin\left(\frac{\pi}{3} - \alpha_L\right) \qquad \dots \dots \dots (7)
$$

$$
T_4 = \frac{\sqrt{3}}{2} m_L T \sin (\alpha_L) \qquad \qquad \dots \dots (8)
$$

$$
T_0 = T - T_1 - T_2 - T_3 - T_4 \qquad \dots \dots (9)
$$

where *T*1*, T*<sup>2</sup> are the time interval of upper active vectors, *T*3*, T*<sup>4</sup> are time of lower active vectors, *T<sup>o</sup>* is time of zero vectors and *T* is switching period.  $m_U$  and  $m_L$  are upper and lower modulation indices, respectively, and defined by

$$
m_{U} = 2 \frac{V_{refU}}{V_i} \qquad \qquad \dots \dots \dots (10)
$$

$$
m_L = 2 \frac{v_{\text{refL}}}{v_i} \qquad \qquad \dots \dots \dots (11)
$$

The sum of active vector time intervals must be less or equals to *T*. Thus, the following constrain must be satisfied (see Appendix):

$$
m_U + m_L \le \frac{2}{\sqrt{3}} \approx 1.155
$$
 .........(12)

Equation (12) clearly indicates that in the proposed SVM scheme, sum of modulation indices increases about 15%—a very important feature to provide higher torque for a given input dc-voltage. In the case of washing machines, the above capability translates to higher machine capacity (in terms of cloth load) at high spin speed (e.g., 1800 r/min)—an important product feature in market place.

		$V_{\text{ref U}}$ in I, III or V					$V_{\text{ref L}}$ in I, III or V			
$V_{13}$	$V_{AU2}$	$V_{AUI}$	$V_{AUI}$	$V_{AU2}$	$V_{13}$	$V_{AL1}$	$V_{AL2}$	$V_{AL2}$	$V_{AL1}$	$V_{13}$
$\frac{1}{2}$	$\mathbf{T}_2$	T,	$\mathbf{T}_1$	$\mathbf{T}_2$	$\mathbf{T_0}$	$F_3$	$T_4$	$T_4$	$T_3$	二程
$V_{\rm ref U}$		in II, IV or VI					$V_{\text{ref L}}$ in I, III or V			
$V_{13}$	$V_{AUI}$	$V_{AU2}$	$V_{AU2}$	$V_{AU1}$	$V_{13}$	$\mathbf{V}_{\text{AL1}}$	$V_{AL2}$	$V_{AL2}$	$V_{AL1}$	$V_{13}$
寧	$T_1$	$T_{2}$	$\mathbf{T}_2$	$T_1$	$T_0$	$\Gamma_3$	$T_{4}$	$T_4$	$T_3$	碧
	$V_{\rm ref\,U}$ in I, III or V						$V_{\text{ref L}}$ in II, IV or VI			
$V_{13}$	$V_{AU2}$	V <sub>AU1</sub>	V <sub>AU1</sub>	V <sub>AU2</sub>	$V_{13}$	V <sub>AL2</sub>	$V_{AL1}$	$V_{AL1}$	$V_{AL2}$	$V_{13}$
料	$T_2$	$T_1$	$\mathbf{T}_1$	$\mathbf{T}_2$	$T_0$	T4	Тı	T,	T <sub>4</sub>	二程
	$V_{\text{ref U}}$ in II, IV or VI						$V_{\text{ref L}}$ in II, IV or VI			
$V_{13}$	V <sub>AU1</sub>	$V_{AU2}$	$V_{AU2}$	V <sub>AU1</sub>	$V_{13}$	V <sub>AL2</sub>	$V_{AL1}$	$V_{AL1}$	$V_{AL2}$	$V_{13}$
¥	$\mathbf{T}_1$	$\mathbf{T}_2$	$\mathbf{T}_2$	$\mathbf{T}_1$	$\mathbf{T_0}$	$T_4$	$T_3$	$T_3$	T <sub>4</sub>	三學

Fig. 8. SVM with reduced number of semiconductor switching.

A switching vector sequence for the proposed SVM is shown in Fig. 8. This switching sequence is developed to reduce the number of semiconductor switching. The zero vectors are placed just between two upper and lower active vectors. In upper active vectors, legs are in state  $\{1\}$  or  $\{0\}$ and in lower active vectors, legs are in state {1} or{*−*1}. If *V*<sup>13</sup> zero vector is placed between the active vectors, minimum number of switching is required. While if *V*<sup>14</sup> or *V*<sup>15</sup> zero vectors are used, number of switching is increased.

There are two odd active vectors (*V*1*, V*3*, V*5*, V*8*, V*10, and *V*12) and two even active vectors (*V*2*, V*4*, V*6*, V*7*, V*<sup>9</sup> , and *V*11) in a switching sequence. In an even active vector, two legs are in state {1}, while in an odd active vector only one

### **© 2013 IJAIR. ALL RIGHTS RESERVED** 275

leg is in state{1}. If even active vectors are placed next to *V*13, number of switching will be reduced even more (see Fig. 8).

There are other possible switch generation methods too, e.g., a switching method, to reduce THD. To minimize THD, active vectors for each output should be centrally placed within the switching period [11]. Fig. 9 shows a switching vector sequence that shifts active vector into center of switching period, hence reducing THD. In this sequence, zero vectors are inserted between active vectors. In Fig. 9, *V*<sup>14</sup> is inserted between upper active vectors and *V*<sup>15</sup> is inserted between lower active vectors.

$V_{AU2}$	$V_{Al}$	$V_{14}$	VAUT	$V_{AU2}$	$V_{AL1}$	$V_{AL2}$	$V_{15}$	VALT	$V_{AL1}$
T <sub>2</sub>	T <sub>1</sub>	$T_0$	т,	T <sub>2</sub>	$T_3$	$T_4$	$T_0$	$T_4$	$T_3$
	$V_{\rm ref U}$		in II, IV or VI			$V_{\text{ref L}}$ in I, III or V			
V <sub>AU1</sub>	V <sub>Ally2</sub>	$V_{14}$	VAUX	V <sub>AU1</sub>	$V_{AL1}$	VALS	V <sub>15</sub>	VALS	$V_{AL1}$
	$T_2$	$T_{0}$	T <sub>2</sub>	$\mathbf{T}_1$	$T_3$	$T_4$	$T_{0}$	$T_4$	$T_3$
	$V_{\text{ref U}}$ V <sub>AU1</sub>	Vsa	in I, III or V Vau	$V_{AU2}$	$V_{AL2}$	$V_{\text{ref L}}$ in II, IV or VI VAL1	$V_{15}$	V <sub>at</sub>	$V_{AL2}$
	$\mathbf{T}_1$	$T_0$	Т,	T <sub>2</sub>	$\mathbf{T}_4$	$T_3$	T <sub>0</sub>	$T_3$	$T_4$
$\mathbf{T}_\mathbb{H}$	$V_{refU}$		in II, IV or VI			$V_{\text{ref L}}$ in II, IV or VI			
$T_1$ $V_{\text{Al}}$ $V_{AUI}$	$V_{AU2}$	$V_{14}$ $T_0$	V <sub>AU2</sub>	V <sub>AU1</sub>	$V_{AL2}$	$V_{AL1}$	$V_{15}$	$V_{AL1}$	$V_{AL2}$

Fig. 9. SVM with reduced THD.

### **IV. NINE-SWITCH-Z-SOURCE INVERTER SVM**

The nine-switch-z-source inverter is shown in Fig. 2. This inverter has an extra z-source network including two inductors (*L*<sup>1</sup> and *L*<sup>2</sup> ), two capacitors (*C*<sup>1</sup> and *C*<sup>2</sup> ) and a diode (*D*). The z-source network is similar to a dc/dc boost converter with [12]

$$
V_i = BV_o \tag{13}
$$

where  $V_0$  is input dc voltage and  $V_i$  is output of z-source network. *B* is known as boost factor and is given by following equation:

$$
B = \frac{1}{1 - 2\ell^{TSC}/T}
$$
 (14)

where *T*SC is shoot-through time. In the shoot-through times, the output of z-source network is shorted through the switches of the inverter. During shoot-through state, since the inverte (output of z-source network) is shorted, inverter cannot have an active vector. Therefore a shoot-through state can only occur when the inverter has a zero state. Table III shows all the vectors that the inverter includes zero state and

the z-source network has a shoot-through state. These vectors are known as shoot through vectors. There is a new state (state {2}) in Table III. The ON-OFF position of switches of a leg in state {2} is shown in Table IV. All vectors of Table III can be used for generating a shoot-through state.

TABLE III

SHOOT-THROUGH VECTORS OF NINE-SWITCH Z-SOURCE INVERTER

<b>Vector</b>	Leg A	Leg B	Leg <sub>C</sub>
16	$\overline{c}$	$\mathbf{2}$	$\overline{c}$
17	$\overline{c}$	$\overline{c}$	$\boldsymbol{0}$
18	$\overline{c}$	$\overline{c}$	1
19	$\overline{c}$	$\overline{c}$	$-1$
20	$\overline{2}$	$\overline{0}$	$\overline{c}$
<u>21</u>	$\overline{c}$	1	$\overline{c}$
22	$\overline{c}$	$-1$	$\sqrt{2}$
23	$\overline{0}$	$\overline{c}$	$\overline{c}$
24	$\mathbf{1}$	$\overline{c}$	$\overline{c}$
25	$-1$	$\overline{2}$	$\overline{c}$
$\overline{26}$	$\overline{c}$	$\boldsymbol{0}$	0
$27\,$	$\overline{c}$	$\mathbf{1}$	1
$28\,$	$\overline{c}$	$-1$	$-1$
29	$\boldsymbol{0}$	$\mathbf{2}$	0
30	$\mathbf{1}$	$\overline{c}$	1
31	$-1$	$\overline{2}$	$-1$
32	$\boldsymbol{0}$	$\mathbf{0}$	$\mathbf{2}$
33	$\mathbf 1$	$\mathbf{1}$	$\overline{c}$
34	$-1$	$-1$	$\overline{2}$

TABLE IV

ON-OFF POSITION OF SEMICONDUCTOR SWITCHES IN STATE {2}



Fig. 10. Nine-switch-z-source inverter SVM with reduced switching.

Fig. 10 shows a SVM vector sequence for nine-switch inverter with reduced number of switching. The sequence is a modified version of Fig. 8. Two shoot-through vectors are placed in both sides of zero vector (*V*13). Here, the shootthrough vector close to upper active vector is called upper shoot-through vector (*V*SCU) and the shoot-through vector

### **© 2013 IJAIR. ALL RIGHTS RESERVED** 276

close to lower active vector is called lower shoot-through vector (*V*SCL). All vectors listed in Table III can be used as the upper and lower shoot-through vectors. However, vectors *V*27*, V*<sup>30</sup> , and *V*<sup>33</sup> are preferred because those vectors have

only one state {2} and need less switching. As shown in Fig. 10, even active vectors are placed close to shoot-through

vectors (the reason described in Section III). In even active

vectors, two legs are in state  $\{1\}$  and one leg is in state  $\{0\}$  or

{*−*1}. On other hand, in shoot through vectors *V*27*, V*30, and

*V*33, two legs are in state {1} and one leg is in state {2}. To

reduce the number of switching, the two legs in state  $\{1\}$ must have the same state in an even active vector and shootthrough vector close to it. Table V can be used for shootthrough vectors selection.

TABLE V DETERMINING UPPER AND LOWER SHOOT-THROUGH VECTOR WITH REDUCED NUMBER OF SWITCHING

Section of Vrew	SCU	Section of V <sub>rgg</sub> .	<b>SCL</b>
	$V_{33}$		$_{27}$
	$V_{33}$		$V_{16}$
ш	$V_{27}$	Ш	$V_{30}$
	$_{27}$		$V_{33}$
	$V_M$		$V_{33}$
VI			



Fig. 11. Nine-switch-z-source inverter SVM with reduced THD.

TABLE VI DETERMINING UPPER AND LOWER SHOOT-THROUGH VECTOR WITH REDUCED THD

Section of V <sub>ref</sub> v	$V_{XCU}$	Section of V <sub>reft</sub>	$\sqrt{st}$
	$V_{26}$		$V_M$
	v.,		$V_{34}$
ш	$\nu_{\scriptscriptstyle B}$	Ш	
	$V_D$	I١	$V_{2R}$
	$\nu_x$		$\nu_n$
	$V_{26}$		$V_{\scriptscriptstyle 21}$

### *Ch. Vinod Kumar et al. / IJAIR Vol. 2 Issue 2*

For reducing THD, switching sequence shown in Fig. 11 is developed for nine-switch-z-source inverter. Similar to Fig. 9, zero vectors and shoot-through vectors are inserted between similar active vectors. Table VI can be used for shoot-through vector selection with reduced THD.

### **V. MAXIMUM GAIN**

The magnitude of peak phase voltage of ac outputs of nine switch inverter can be expressed by

$$
V_{acU} = m_U \frac{v_i}{2} \qquad \qquad \dots \dots \dots (15)
$$

$$
V_{acL} = m_L \frac{v_i}{2} \qquad \qquad \dots \dots \dots (16)
$$

According to (12), in nine-switch inverter, sum of modulation indices should be smaller than 1.15. If the same amplitude for both ac outputs is desired, we have

$$
V_{\text{act}^{\dagger} \text{max}} = V_{\text{act}^{\dagger} \text{max}} = \frac{V_i}{2\sqrt{3}} \qquad \qquad \dots \dots \dots (17)
$$

If amplitude of one of the outputs is set to zero, maximum amplitude of other output can be increased

$$
V_{ac_{max}} = \frac{V_1}{\sqrt{3}} \qquad \qquad \dots \dots \dots (18)
$$

For nine-switch-z-source inverter, the magnitude of peak phase voltage of ac outputs can be expressed by

$$
V_{ac_{U}} = Bm_{V} \frac{V_{0}}{2} \qquad \qquad \ldots \ldots \ldots (19)
$$

$$
V_{ac_L} = Bm_L \frac{V_0}{2} \qquad \qquad \dots \dots \dots (20)
$$

The voltage gains can be defined by [13]

G<sup>U</sup> = Bm<sup>U</sup> ………… (21)

$$
G_{L} = Bm_{L} \qquad \qquad \ldots \ldots \ldots \ldots \ldots (22)
$$

Boost factor is limited by voltage rating of semiconductor switches (*V<sup>S</sup>* ). For a given voltage rating, maximum boost factor can be calculated by

$$
B_{max} = \frac{v_{\rm S}}{v_0} \qquad \qquad \dots \dots \dots (23)
$$

Maximum voltage gain is determined by:

$$
G_{\text{max}} = B_{\text{max}} \mathbf{m}_{\text{max}} B \qquad \qquad \dots \dots \dots \dots (24)
$$

where  $m_{\text{max}}$  is the maximum possible modulation index, when *B* is at its maximum value. If the same amplitude for both ac outputs is desired  $m_{\text{max}}$ B can be calculated by

$$
m_{max}B = \frac{1}{2\sqrt{3}} \left(\frac{1}{\beta_{max}} + 1\right) \quad \dots \dots \dots (25)
$$

Thus

$$
G_{max} = \frac{1}{2\sqrt{3}} (B_{max} + 1) \qquad \dots \dots \dots (26)
$$

If amplitude of one of the outputs is set to zero, maximum possible modulation index for other output can be determined



Fig. 12. Maximum voltage gain (Gmax) versus Vo (for nine-switch inverter) or Vi(for nine-switch-z-source inverter) for a given switch voltage rating (VS). (a) Nine-switch inverter: equal maximum amplitudes. (b) Nine-switch z-source inverter: equal maximum amplitudes. (c) Nine-switch inverter: maximum amplitude for one of the outputs. (d) Nine-switch-z-source inverter: maximum amplitude for one of the outputs.

TABLE VII SIMULATION PARAMETERS



by

$$
m_{max}B = \frac{1}{\sqrt{3}} \left( \frac{1}{B_{max}} + 1 \right) \quad \dots \dots \dots (27)
$$

Thus

$$
G_{max} = \frac{1}{\sqrt{3}} (B_{max} + 1) \quad \dots \dots \dots (28)
$$

Fig. 12 shows maximum possible voltage gains for a given switch voltage rating.

#### **VI. SIMULATIONS AND EXPERIMENTAL RESULTS**

#### **© 2013 IJAIR. ALL RIGHTS RESERVED** 277

The proposed SVMs are simulated for nine-switch inverter and nine-switch-z-source inverter. Prototypes of both converters also were built usingDSP for verifying the proposed SVMs. Two similar resistive loads with*LC*filters are connected to the outputs of inverter. Simulation parameters are listed in Table VII.

The nine-switch inverter with input dc source of 150 V is simulated and implemented with reduced number of switching SVM. Figs. 13 and 14 show line–line voltage and phase voltage of both outputs, respectively. It can be seen that both outputs have expected frequencies. The load current is shown in Fig. 15. It can be seen that the load currents have nearly sinusoidal waveforms.



Fig. 13. (a) Line voltage of nine-switch inverter (simulation). (b) Line voltage of nine-switch inverter (experimental), (50 V/DIV, 10 ms/DIV).



Fig. 14. (a) Phase voltage of nine-switch inverter (simulation). (b) Phase voltage of nine-switch inverter (Experimental), (50 V/DIV, 10 ms/DIV).

In second simulation, a z-source network including  $L_1$  =

L<sub>2</sub> = 2 mH and  $C_1 = C_2 = 2.2$  mF was added to nine-switch inverter. An input dc source of 100 V is used. To boost input voltage to 150 V, TSC/T was set to 0.166 considering (14). The output of z-source network  $(V_i)$  is shown in Fig. 16. As expected, *V<sup>i</sup>* magnitude changes between 0 and 150V, respectively. Fig. 17 shows z-source network capacitor voltages. The voltage is equal to expected value of 125 V. Capacitor voltage is  $0.5$  (Vo + V<sub>i</sub>), as described in [5]. Figs. 18 and 19 show line–line voltage and phase voltage of both outputs, respectively. The load current is seen in Fig. 20.



Fig. 15. (a) Output currents of nine-switch inverter (simulation). (b) Output currents of nine-switch inverter (experimental), (2 A/DIV, 10 ms/DIV).



Fig. 16. Output voltage of z-source network (simulation).

Number of switching of semiconductors for nine-switch inverter and z-source-nine-switch inverter using carrier-based PWM and the proposed SVMs are shown in Table VIII. Number of switching for 0.1 s with parameters of Table VII is calculated. As seen in Table VIII, number of switching is considerably reduced using proposed SVMs.

Fig. 21 shows THDof load current versus load current magnitude for four different cases: 1) carrier-basedPWM,2) minimum number of switching SVM, 3) reduced THD SVM, and 4) six switch inverter with SVM. Note that, for six switch inverter, dc bus voltage is set to 75 V, while for nine switch inverters; dc bus voltage is set to 150 V. It is seen that the reduced THD SVM has best harmonic performance for nine-switch inverters. As seen in Fig. 21, six-switch inverter has better harmonic performance.



Fig. 17. (a) Capacitor voltage of nine-switch-z-source inverter (simulation). (b) Capacitor voltage of nine-switch-z-source inverter (experimental), (50 V/DIV, 1 ms/DIV).



Fig. 18. (a) Line voltage of nine-switch-z-source inverter (simulation). (b) Line voltage of nine-switch-z-source inverter (experimental), (50 V/DIV, 10 ms/DIV).

TABLE VIII NUMBER OF SEMICONDUCTOR SWITCHING

	<b>SPWM</b>	<b>SVM</b> (Minimum Switching)	<b>SVM</b> Alinimum THDT
Nine-Switch Inverter	3600	2400	3400
Z-Source Nine- <b>Switch Inverter</b>	5400	2400	3400

Main reason is that in nine-switch inverter, active vectors are not centered within the switching period.





Fig. 19. (a) Phase voltage of nine-switch-z-source inverter (simulation). (b) Phase voltage of nine-switch z-source inverter (experimental), (50V/DIV,10 ms/DIV).



Fig. 20. (a) Output currents of nine-switch-z-source inverter (simulation). (b) Output currents of nine-switch-z-source inverter (experimental), (3 A/DIV,10 ms/DIV).



### *Ch. Vinod Kumar et al. / IJAIR Vol. 2 Issue 2 ISSN: 2278-7844* Fig. 21. THD of load current of nine-switch inverter and six-switch inverter. **VII. CONCLUSION**

In this paper, the SVM of nine-switch inverter and nine switch-z-source inverter was proposed. Switching sequence of the proposed SVM is composed of the upper active vectors, the lower active vectors and the zero vectors. The upper and lower active vectors are determined via two space vector diagram. The proposed SVM increases sum of modulation indices up to 17%, an important feature in providing higher torque for a given input dc-voltage. The proposed SVM is also developed for nine switch-z-source inverter via extra shoot-through vectors. For both inverters, two SVM algorithms are developed to reduce THD and number of semiconductor switching. The proposed SVMs were simulated for both nine-switch inverter and z-source nine-switch inverter. An experimental setup was developed using a digital signal processor (DSP). The performance of the proposed SVMs was verified using computer simulation, and it was validated using experimental data.

### **APPENDIX**

The sum of active vector time intervals must be less or equals to *T*. Thus

$$
(T_1 + T_2 + T_3 + T_4) \le T.
$$
 (A1)

From  $(5)$ – $(8)$  and  $(A1)$  we have

$$
\left[m_U \sin\left(\frac{\pi}{3} - \alpha_U\right) + m_U \sin(\alpha_U) + m_L \sin\left(\frac{\pi}{3} - \alpha_L\right) + m_L \sin(\alpha_L)\right] \le \frac{2}{\sqrt{3}}\tag{A2}
$$

The left term of  $(A2)$  can be divided to following two term:

$$
A = m_U \sin\left(\frac{\pi}{3} - \alpha_U\right) + m_U \sin(\alpha_U), \qquad 0 \le \alpha_U \le \frac{\pi}{3}
$$
\n
$$
(A3)
$$
\n
$$
B = m_L \sin\left(\frac{\pi}{3} - \alpha_L\right) + m_L \sin(\alpha_L), \qquad 0 \le \alpha_L \le \frac{\pi}{3}
$$
\n
$$
(A4)
$$

The value of terms *A* and *B* changes regarding to  $\theta$  and *<sup>L</sup>* . Equation (A2) should be true when the terms *A* and *B* have their maximum value. This happens when  $U = \sqrt{6}$  and *<sup>L</sup>* = *π/*6.

Thus  
\n
$$
A_{\text{max}} = m_U \sin\left(\frac{\pi}{3} - \frac{\pi}{6}\right) + m_U = m_U
$$
 (A5)

$$
B_{\text{max}} = m_{\text{L}} \sin\left(\frac{\pi}{3} - \frac{\pi}{6}\right) + m_{\text{L}} = m_{\text{L}} \tag{A6}
$$

Therefore, from (A2)

**© 2013 IJAIR. ALL RIGHTS RESERVED** 280

(A7)

Ch. Vinod Kumar et al. / IJAIR  
\n
$$
m_U + m_U \leq \frac{2}{\sqrt{3}}
$$
\n
$$
REFERENCES
$$

- [1] C. Liu, B.Wu, N. Zargari, andD.Xu, "A novel nine-switch PWM rectifier inverter topology for three-phase UPS applications," *J. Eur. Power Electron.(EPE)*, vol. 19, no. 2, pp. 1–10, 2009.
- [2] Y. Tang, S. Xie, C. Zhang, and Z. Xu, "Improved Z-source inverter with reduced Z-source capacitor voltage stress and soft-start capability, *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 409–415, Feb. 2009.
- [3] C. Liu, B. Wu, N. Zargari, and D. Xu, "A novel three-phase three-leg AC/AC converter using nine IGBTs," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1151–1160, May 2009.
- [4] Seyed Mohammad Dehghan Dehnavi, Mustafa Mohamadian, "Space Vectors Modulation for Nine-Switch Converters," *IEEE* Trans. Power Electronics, vol. 25, no. 6, June 2010
- [5] K. Oka, Y. Nozawa, R. Omata, K. Suzuki, A. Furuya, and K. Matsuse, "Characteristic comparison between five-leg inverter and nine-switch inverter," in *Proc. Power Convers. Conf.*, Nagoya, 2007, pp. 279–283.
- [6] T. Kominami and Y. Fujimoto, "A novel nine-switch inverter for independent control of two three-phase loads," in *Proc. IEEE Ind. Appl. Soc Annu. Conf. (IAS)*, 2007, pp. 2346–2350.
- [7] F. Z. Peng, M. Shen, and K. Holland, "Application of Z-source inverter for traction drive of fuel cell—battery hybrid electric vehicles," *IEEE Trans.Power Electron.*, vol. 22, no. 3, pp. 1054–1061, May 2007.
- [8] P. C. Loh, S. W. Lim, F. Gao, and F. Blaabjerg, "Three-level Z source inverters using a single LC impedance network," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 706–711, Mar. 2007.
- [9] S. M. Dehghan, M. Mohamadian, and A. Yazdian, "A new variable speed wind energy conversion system using permanent magnet synchronous generator and Z-source inverter," *IEEE Trans. Energy Convers.*, vol. 24, no. 2, Sep. 2009.
- [10] P. C. Loh, F. Gao, and F. Blaabjerg, "Topological and modulation design of three-level Z-source inverters," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2268–2277, Sep. 2008.
- [11] Y. Huang, M. Shen, and F. Z. Peng, "A Z-source inverter for residential photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1776–1782, Nov. 2006.
- [12] P. C. Loh, D. M. Vilathgamuwa, Y. S. Lai, and G. T. Chua, "Pulsewith modulation of Z-source inverters," *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1346–1355, Nov. 2005.
- [13] F. Z. Peng, "Z-source inverter," *IEEE Trans. Ind. Appl.*, vol. 39, no. 2, pp. 504–510, Mar./Apr. 2003.
- [14] F. Z. Peng, M. Shen, and Z. Qian, "Maximum boost control of the Z source inverter," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 833–838, Jul. 2005.



Ch. Vinod Kumar, received his B.Tech. despee from Jawaharlal Neltru Technological University, India, in 2015 and the M Technologiee from Jawaharial Nehrt, Technological University-Kakinada, in 2009, both in electrical engineering, Strice 2005, he has been an Assistant Professor till 2007 and Associate Professor from 2010 in the Department of Electrical and Electronic, Engineering, KIET Engineering College His current research interests include motor drives, design and control of power electronic converters/systems, inverter-based distributed ganazation. hybrid electric vehicle, power systems.