Design and Implementation of Serializer for SERDES Transceivers

Lochan Varshney^{#1}, Dr.Vishal Ramola^{#2} ¹ M.Tech Scholar, ² HOD, [#] Faculty of Technology, Uttarakhand Technical University Dehradun, Uttarakhand, INDIA ¹ <u>varshneylochan@gmail.com</u>; ² <u>vishal_anu@hotmail.com</u>

Abstract— Serial interconnects are the backbone of the modern communication, so the choice of SerDes architecture can have a good impact on system cost and performance. With the help of serializer and deserializer in the communication system, the power consumption and number of interconnects in the circuit can be reduced with respect to parallel communication. This paper reports a design of serializer architecture with the help of multiplexer and double edge trigger flip flop. Concept used behind designing the block of serializer is of CMOS Transmission Gate i.e. Pass Gate. The advantage of this technique in which input is sampled with clock which is half of the original clock and is distributed for the same functional throughput, which results in power saving in clock distribution network. This proposed Serializer architecture is designed using GDPK- 180 CMOS Technology and simulation is done using Cadence Virtuoso with a supply voltage of 1.8V.

Keywords- DETFF, Serializer, SerDes, Cadence Virtuoso

I. INTRODUCTION

Future technologies will allow the integration of hundreds of billions of transistors on a single chip allowing the fabrication of chips with hundreds of processing cores. System on chip and system in package technologies provide a path for continuous improvement in cost, size, power and performance at the system level without relying upon conventional CMOS scaling alone. So, IC designers should focus on the communication between these cores in order to meet the design requirements in terms of speed, area, power consumption, and time to market constraints.

Using conventional parallel buses to transmit data on-chip is not efficient anymore in terms of area, given that in new technologies interconnects do not scale at the same rate as transistors do and in terms of power due to large number of drivers, repeaters and buffers. Also, parallel buses suffer from timing errors due to jitter, and crosstalk that eventually limit the performance. One of the solutions to solve these on-chip communication issues is to replace conventional parallel buses with serial links.

As Serial link has been used from many decades for Off- chip communication since it provides many advantages over parallel link which includes lesser pins, reduced space requirements, less complexity, lower power consumption, smaller interconnects, less electromagnetic interference hence

better noise immunity. The increasing trends in SoCs and SiPs technologies demand integration of large number of buses and metal tracks for interconnections.

On-Chip SerDes Transceiver is a promising solution which can reduce the number of interconnects and offers remarkable benefits in context with power consumption, area congestion and crosstalk. Use of SerDes is beneficial when frequency rate increases beyond 500MHz (i.e. 1000Mbps). Fig. 1 shows the block diagram of on- chip SerDes Transceivers for the onchip networking.

In this paper Serializer are implemented using multiplexer. But the circuit has limitation with the multiplexer due to which it is implemented using DETFF. During the transition of the clock, the data is also changing. This creates a condition where the system does not understand whether the data is 1 or 0. DETFF (double edge trigger flip flop) emphasize on the concept of setup time. Hence, in this paper circuit is implemented using DETFF.



Fig. 1 Block Diagram of SerDes Transceivers

II. SERIALIZER ARCHITECTURE

The block diagram representation of the serializer is shown in Fig. 2. In this serializer is implemented using DETFF (double edge trigger flip flop). DETFF is implemented using two D flopflops, 1 latch (D Latch) and a multiplexer i.e., 2*1 MUX. The DETFF architecture and block diagram is shown in figure 3 and figure 4 respectively. These flipflops are implemented using the input D and clock signal. Also figure shows Serializer produced the data sequence in order of D1, D2, D3, D4, D5, D6, D7, D8, D1, D2,..... which means output is produced according to the input provided. The schematic of Serializer using Multiplexer and DETFF is shown in the figure 5 and figure 6 respectively.



Fig. 4 Design/ Schematic of DETFF



Fig.5 Design/ Schematic of Serializer using Multiplexer



Fig.6 Design/ Schematic of Serializer using DETFF

The Serializer architecture is designed using a GDPK-180 library of Cadence and simulation is done using Cadence Virtuoso with a supply voltage of 1.8V.

Here the parallel data inputs is 1, 1, 0, 1, 0, 1, 1, 0 and used voltages for each individual parallel data input is as follows: D1=1.8V, D2=1.8V, D3=0V, D4=1.8V, D5=0V, D6=1.8V, D7=1.8V, D8=0V.

Both the design of the serializer i.e., serializer with multiplexer and DETFF serialize the 8- bit parallel data at 625 MHz, 312.5 MHz and 156.25 MHz.

III. CONCLUSION

In this paper, serializer is designed and implemented using multiplexer and DETFF for the basic functional blocks of SerDes transceivers. The serializer implemented with the help of CMOS Transmission gates i.e. Pass gates. Firstly Pass gates is implemented with the help of which Multiplexer, D latch, D flip flop, DETFF and finally Serializer is implemented using both the multiplexer and DETFF.

The advantage of using the serializer with DETFF is mentioned in the introduction of the paper. The whole circuit is implemented in Cadence Virtuoso (library used- gdpk-180)

References

- Dave Lewis, SerDes Architecture and Applications, Design Guideline, National Semiconductor corporation, 2004.
- Chen, D.Y. (2007) SerDes Transceivers for High Speed Serial Communications, Department of Electronics, Carleton University, Ottawa.
- Sally Safwat, Ezz El-Din Hussein, Maged Ghoneima, and Yehea Ismail, "A 12 Gbps all digital low power SerDes transceiver for on- chip networking", IEEE International Symposium on Circuits and Systems (ISCAS), pp.1419-1422, 15-18 May 2011.
- Ezz El-Din Hussein, Sally Safwat, Maged Ghoneima, and Yehea Ismail, "A 16 Gbps Low Power Self- timed SerDes Transceiver for Multi-Core Communication", IEEE International Symposium on Circuits and Systems (ISCAS), pp.1660-1663, May 2012.

- Mohammad Maadi, "An 8b/10b Encoding Serializer/Deserializer (SerDes) Circuit for High Speed Communication Applications Using a DC Balanced, Partitioned-Block, 8b/10b Transmission Code", International Journal of Electronics and Electrical Engineering Vol. 3, No. 2, April, 2015.
- Abdelrahman H. Elsayed, Ramy N. Tadros, Maged Ghoneima, and Yehea Ismail, "Low-Power All Didgital Manchester- Encoding- Based High- Speed Transceiver for On-Chip Networks", IEEE International Symposium on Circuits and Systems(ISCAS), pp. 2752-2755, May 2014.
- T. Beukema, M.Sorna, K.Selander, S.Zier, B.L. Ji, P. Murfet, and J. Mason, "A 6.4 Gbps CMOS SerDes Core with feedforward and decision- feedback equalization", IEEE Journal of Solid- State Circuits, vol. 40, No. 12, pp.2633-2645, December 2005.
- Karthik Balasubramanian, Sediq S Agili, and Aldo Moraless, "Encoding and Compensation Schemes Using Improved Pre-Equalization for the 64B/66B Encoder", IEEE International Conference on Consumer Electronics (ICCE), pp. 361-363, 2012.
- Alser, M.H. and Assaad, M.M. (2011) Design and Modeling of Low-Power Clockless Serial Link for Data Communication Systems. *National Postgraduate Conference*, Kuala Lumpur, 19-20 September 2011, 1-5.
- Park, J.Y., Kang, J., Park, S. and Flynn, M.P. (2009) A 9 Gbit/s Serial Transceiver for On-Chip Global Signaling over Lossy Transmission Lines. *IEEE Transactions on Circuits and Systems (TCAS)*, **56**, 1807-1817.
- Ghoneima, M., Ismail, Y., Khellah, M., Tschanz, J. and De, V. (2009) Serial Link Bus: A Low-Power On-Chip Bus Architecture. *IEEE Transactions on Circuits and Systems I* (*TCAS*), 2020-2032.
- Tadros, R.N., Elsayed, A.H., Ghoneima, M. and Ismail, Y. (2014) A Variation Tolerant Driving Techniques for All-Digital Self-Timed 3-Level Signaling High-Speed SerDes Transceiver for On-Chip Networks. 2014 *IEEE International Symposium on Circuits and Systems (ISCAS)*, Melbourne, 1-5 June 2014, 1520-1523.\
- Yu Chien-Cheng," Low-Power Double Edge-Triggered Flip-Flop Circuit Design"The 3rd International Conference on Innovative Computing Information and Control (ICICIC'08).
- D. Krushna Kumar, C. Pamuleti, "Implementation of the Dual Edge Triggered Flip-Flop for Low Power Applications", International Journal of Scientific Engineering and Technology Research ISSN 2319-8885 Vol.04,Issue.37, September-2015, Pages:8076-8079.