# Dc-Dc Converter for Variable Frequency Operation of a Synchronous Buck Converter

K.Srinivas<sup>1</sup>, P.Sruthi<sup>2</sup> *M.Tech*<sup>12</sup>

Power Electronics<sup>12</sup> Assistant Professor<sup>12</sup> Yellanki Engineering College<sup>12</sup>

Abstract: Several techniques are available for implementing DC-DC converters using digital controllers Among these FPGA (Field Programmable Gate Array) based implementation provides various advantages in terms of speed, flexibility, low power usage, reduced equipment sizing and massive parallelism. The traditional methods allow fault diagnosis only after the final implementation which leads to extra cost and loss of design time. This paper proposes a smart method of FPGA based implementation of DC-DC Buck Boost converter control system using Matlab and ModelSim. The control algorithm and coding is done by means of Verilog code and implemented on an Altera FPGA Board. The FPGA takes control of the entire system and decides whether to increase or decrease the voltage depending on the application. Load is applied and the efficiency is checked at variable load conditions.

*Keywords:* Converters, DSP, Field Programmable Gate Arrays, Matlab, Modelsim.

## **I.INTRODUCTION**


All battery powered electronic devices have their voltage range that is in between the range of a fully charged to a semi charged battery. Since the required output may be greater or lesser than the supplied voltage, a buck and boost converter needs to be cascaded to be used for this purpose. Cascading of the two converters results in what is called as the buckboost converter. The control of these converters has heen traditionally implemented using analog methodologies. But due to recent advancements of digital technology, digital controller's haven begun to replace analogue controllers. Digital systems controlled using microcontrollers and Digital Signal Processor (DSP) is being replaced by a more suitable candidate, the Field Programmable Gate Array (FPGA) [1]. A Field Programmable Gate Array (FPGA) consists of a matrix of reconfigurable gate array logic circuitry that can be configured in a way depending on the user requirement. These logic blocks when configured and connected create a hardware implementation of a software application [2]. The behavior of FPGA can be described using a Hardware Description Language (HDL) or a schematic. The FPGA technology is now considered by an increasing number of designers in various fields of application such as telecommunication,

video, signal processing, embedded control systems and electrical control systems [2]. Therefore FPGA based controller is preferable because of the following advantages [5-9].

- > FPGA can process information faster.
- Controller architecture can be optimized for space or speed.
- Available in radiation tolerant package.
- Implementation in HDL allows the targeting of a variety of commercially available device.
- FPGA allows for implementation of parallel processing.

## **II.SYSTEM MODEL**

Fig.1 illustrates the model of the proposed buck-boost converter. The proposed system can operate in buck, boost and buck-boost modes.



# Fig. 1Simplified block diagram of the converter implemented using digital controller.

The operation of the above system is as follows. A 230V/50Hz AC acts as the source of supply. This AC voltage is stepped down, rectified and regulated to obtain the desired DC input. This DC voltage is given to the buck boost converter section which converts this input value to another level of output DC voltage. The main part of the entire system is the digital controller part which issues control signals to the switch converter to the desired value. The digital controller consists of the three main parts: an Analog to Digital Converter (ADC), Pulse Width Modulator (PWM) and a compensator. Fig. 2 shows the detailed block description of the digital controller section.




Fig. 2 Block diagram of the digital controller part.

The output obtained from the converter is an analog DC voltage. The analog voltage needs to be converted to its digital equivalent since the PWM can accept only digital values. This digital value is compared to a reference value and the difference is generated as an error signal that is compensated using suitable compensation methods such as PID. The compensated value is given to the Pulse Width Modulator (PWM), that adjusts its duty cycle according to the control signal obtained. The system can operate in three modes:

#### A. Buck mode of operation

The system operates in buck mode when the required voltage is less than the input voltage. The circuit is controlled with buck PWM pulses. This mode is similar to a DC-DC step down converter.

#### **B.** Boost mode of operation.

The circuit operates in boost mode when the required voltage is greater than the input voltage. The system is controlled by the boost PWM pulses generated by the FPGA. In this mode the system is similar to a DC-DC step up converter

## **III. CONTROLLING DESIGN PROCEDURE**

In this proposed model there are two controlling inputs i.e. and . The transfer matrix derived in eq. (21) indicates small signal response of the output voltage to the changes with these controlling signals. The converter switches are triggered by DPWM to which the on time and off time of the period can be separately given. The on time and off time control transfer functions can be derived by using eq. (20) and (21). From which on time to the output voltage is given as (s)= and the off time to the output voltage is given as (s)=. The symbol denotes the *i*th column of the . For this multi loop PID method the feedback loops will be tuned separately by using control to output transfer functions given in eq. (20) Table 1.Parameters of the converter

Parameter	value
Input voltage	12V
Inductance	320nH
Capacitance	660uF
Switching frequency	780kHz
R <sub>L</sub>	1m ohm
R <sub>c</sub>	1m ohm

## III.A. On time control design

The on time control design is based on the open loop transfer function of the model derived in the eq. (21). The control structure for the converter shown in fig 2. In the figure the digital output voltage error signal en is fed to the digital averaging and down sampling filter. The filtering stage used for the two purposes, first one is it ensures accurate dc value of the output voltage error signal from subsequent and 2nd one is reduction of sampling rate. The control input at the low rate em computes as

$$e_m = ((V_{ref} - V_{o,n}) + (V_{ref} - V_{o,n-1}) + ... (V_{ref} - V_{o,n-N+1}))/N$$

where N is the number of samples considered and Vref is the targeted DC voltage. With a PID control law Cz,ton(Z) the on time ton,m of the pulse width modulated signal for the next switching cycle can be computed, the digital controller design procedure can be done in q-domain, where mainly the same design procedure can used in s-domain. The discrete time TFcan be transformed to q-domain by applying bilinear transformation.

## VI. SIMULATION RESULTS

The simulation results are obtained individually for the buck boost converter section and PWM pulse generation. The main challenge lies in co-simulating Matlab and Modelsim. For the link to work, ModelSim has to be invoked from the command prompt of Matlab.

#### A. Buck Boost Converter section

The buck boost converter is implemented in Matlab Simulink. The simulink model is shown in fig 4.





Fig. 4, Simulink model of the converter section.

Input voltage is obtained using a step down transformer. The 230 V AC is stepped down and rectified and an input of 20V DC is given to the buck boost converter. The PWM pulses of 50% duty cycle are given using the repeating sequence block from the Simulink library. The output voltage obtained is approximately 50 V DC.



-----

Fig.5. PWM polses given to the converter



Fig.6. Output voltage of the convert

**B** PWM Pulse generation for Digital Controller The PWM pulses are generated using the ModelSim simulation software. The coding is done using Verilog hardware description language. The duty cycle of the pulse can be varied from 30% to 70%. Fig 7 shows the PWM pulses with 50% duty cycle.



## **B PWM Pulse generation for Digital Controller**

The PWM pulses are generated using the ModelSim simulation software. The coding is done using Verilog hardware description language. The duty cycle of the pulse can be varied from 30% to 70%. Fig 7 shows the PWM pulses with 50% duty cycle.

#### VII.CONCLUSION

Thus the simulation of the DC-DC buck boost converter using the digital controller was performed and the various outputs were obtained. The digital control involved three modules; Analog to Digital Conversion (ADC), design of compensator and generation of PWM pulses. The control circuit drives the gate of MOSFET in the buck boost converter. This reduces the losses and efficiency of the converter is improved and is achieved through suitable switching process of the circuits. Such a digital control increases the speed of conversion.

#### REFERENCES

[1] Ananthan Thangavelu, Varghese.M.V. and M.V.Vaidyan," Novel FPGA Based Controller Design Platform for DC-DC Buck

Converter Using HDL Co-Simulator and Xilinx System Generator", Proceedings of the 2012 Industrial Electronics and Applications Conference, pp 270-274.

[2] Christoforos Economakos and George Economakos," C-Based PLC to FPGA Translation and Implementation:The Effects of Coding Styles", Proceedings of the 2012 System Theory, Control and Computing Conference, pp1-6.

[3] Gustavo G. Parma, and Venkata Dinavahi, "Real-Time Digital Hardware Simulation of Power Electronics and Drives", IEEE Trans on Power Delivery, vol22, no 2, Apr 2007, pp1235-1246.

[4] Jiuhua Zhang, Fengde Guo, "The Study in Photovoltaic Control System Based on FPGA", Proceedings of the 2009 Research

Challenges in Computer Science Conference, pp 172-173.

[5] Miroslaw Wlas, Marek Gackowski, Wojciech Kolbusz," The Ethernet POWERLINK Protocol for Smart Grids Elements Integration", IEEE Trans on Power Delivery,2011.pp 2070-2075.

[6] Navarro.D, O. L. Gil, and L. Barragan, "Synchronous FPGA-based High resolution implementations of digital pulse-width

modulators," IEEE Trans. Power Electronics., vol. 27, no. 5, pp. 2515–2525, May 2012.

[7] R. Priewasser, M. Agostinelli, S. Marsili, and M. Huemer, Digital controller design for point-of-load dc-dc converters with variable switching frequency, March 2011 vol. 47, no. 6, pp. 374–375.

[8] Robert Priewasser, Matteo Agostinelli, Christoph Unterrieder, Stefano Marsili, and Mario Huemer, modeling, Control, and

Implementation of DC–DC Converters for Variable Frequency Operation, IEEE Trans on power electronics, vol 29 no 1, june 2013.

[9] Subiramoniyan.S, S.Joseph Jawhar, "Design and Implementation of Modern Digital Controllers for D.C - D.C Buck Converter", IEEE Transactions on Power Electronics, vol. 59, no. 1,July 2013, pp. 550–561,2012.