

# A Fault-Tolerant Technique Using Quadded Logic and Quadded Transistors

P.Srikanth<sup>1</sup>, K.Bala<sup>2</sup>

<sup>1</sup>(PG Student, ECE, Srinivasa Institute of Technology and Science. / JNTU A, India)

<sup>2</sup>(Associate Professor, ECE, Srinivasa Institute of Technology and Science. / JNTU A, India)

**Abstract**—Advances in CMOS technology have made digital circuits and systems very sensitive to manufacturing variations, aging, and/or soft errors. Fault-tolerant techniques using hardware redundancy have been extensively investigated for improving reliability. Quadded logic (QL) is an interwoven redundant logic technique that corrects errors by switching them from critical to subcritical status; however, QL cannot correct errors in the last one or two layers of a circuit. In contrast to QL, quadded transistor (QT) corrects errors while performing the function of a circuit. In this brief, a technique that combines QL with QT is proposed to take advantage of both techniques. The proposed quadded logic with quadded transistor (QLQT) technique is evaluated and compared with other fault-tolerant techniques, such as triple modular redundancy and triple interwoven redundancy, using stochastic computational models. Simulation results show that QLQT has a better reliability than the other fault-tolerant techniques (except in the very restrictive case of small circuits with low gate error rates and very short paths from primary inputs to primary outputs). These results provide a new insight for implementing efficient fault-tolerant techniques in the design of reliable circuits and systems.

**Index Terms**—Fault tolerance, quadded logic (QL), quadded transistor (QT), redundancy, reliability, soft error.

## I. INTRODUCTION

Advances in fabrication technology have made integrated circuits more prone to manufacturing variations, aging, and/or soft errors [1]. This is of significant concern in many safety-critical applications, such as medical devices and aerospace applications. Fault-tolerance has become an integral part of digital circuit and system design [2].

Hardware-redundant techniques have been investigated for mitigating the effect of failures. The most common technique is triple modular redundancy (TMR), as a particular case of N-tuple modular redundancy (NMR) [3]. Quadded logic (QL) is a fault-tolerant technique in which a quadrupled number of gates are connected in a systematic manner, such that alternating layers of logic gates correct single errors in one or two layers (see [4] for a review). However, QL is only applicable to some gates, and cannot correct errors in the last one or two layers of a circuit. The so-called triple interwoven redundancy (TIR)/N-tuple interwoven redundancy scheme has been proposed to allow some randomness in the interconnect pattern of a TMR/NMR [5]. A comparison of these techniques has been performed on a case study of half adders [4].

Since soft errors are likely to affect a circuit on a temporary basis, a time-redundant soft error-tolerant technique has been proposed in [6]. However, TMR has been shown to be vulnerable to multiple bit errors in FPGA devices [7], and it may not work very

Manuscript received October 17, 2013; revised April 24, 2014; accepted July 16, 2014. Date of publication August 11, 2014; date of current version July 22, 2015. This work was supported in part by the University of Alberta China Opportunity Fund and in part by the ITC Endowment, Northeastern University, Boston, MA, USA.

J. Han and E. Leung are with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB T6G 2V4 Canada (e-mail: jhan8@ualberta.ca; eugenel@ualberta.ca).

L. Liu is with the Institute of Microelectronics, Tsinghua University, Beijing 100084, China (e-mail: liulb@tsinghua.edu.cn).

F. Lombardi is with the Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115 USA (e-mail: lombardi@ece.neu.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TVLSI.2014.2341610 well for highly

unreliable nanoscale technologies [8], [9]. Recently, a quadded-transistor (QT) technique has been proposed for tolerating permanent defects in digital circuits [10]. In the QT technique, every transistor in a circuit is replaced by four transistors and any single transistor error in the quadruple can be tolerated. However, gate capacitance is also quadrupled, thus delay is increased.

In this brief, a novel fault-tolerant technique is proposed by combining QL with QTs implemented at the last layer of a circuit. In this technique, QTs replace every transistor in the gates that produce the circuit outputs, whereas QL is implemented for the remaining circuit. This implementation is therefore referred to as a quadded logic with quadded transistor (QLQT) technique and it takes advantage of both QL and QT. In QLQT, QT implements the logic function of a gate and simultaneously serves as a voter or arbiter. Hence, no additional voter is needed in QLQT (as required in a QL circuit for determining the correct output). The QT voters in QLQT are also fault-tolerant, i.e., they lose the hard core nature as found in TMR. The proposed QLQT technique is evaluated using stochastic computational models (SCMs) [11]–[13] and compared with TMR, TIR, and QL through an extensive simulation of benchmark circuits. It is shown that in most cases, the proposed QLQT performs the best in terms of reliability compared to the other fault-tolerant techniques.

## II. REVIEW

### A. Triple Modular Redundancy

TMR is the most common and simplest case of NMR. In TMR, each module is replicated by three functionally identical modules and the outputs of the modules are voted through a majority voter. TMR is good at tolerating any single fault in a module (but not in the voters due to their hard core nature). For a constant component failure rate, an increase of the module size increases the probability of having multiple faults; however, a decrease in module size also results in the use of more voters and possibly a lower reliability. Hence, the reliability of TMR is dependent on the size of the modules and the voting process (inclusive of the design of the voter).

### B. Triple Interwoven Redundancy

TIR [4] is a generalization of TMR with random interconnections between replicas. In general, the reliability of TIR is comparable with TMR; however, in some cases, the effects of a single error can spread and affect multiple modules due to the interwoven nature of TIR. This is deleterious for reliability, because in TMR, an error is confined to a module. However, the randomness in the TIR interconnections may be beneficial for a physical implementation of Nano scale circuits.

### C. Quadded Logic

QL [4] corrects errors by switching them from a critical to a subcritical status. The classification of an error status is related to the effects of an input to the output of a gate. For example, a 1 > 0 error at the input of an NAND gate causes the output to be stuck at 1, therefore this is said to be a critical error. Since a 0 > 1 error at the input of the same gate may or may not cause an error at the output, this is said to be a subcritical error. The alternation of layers of NAND gates in a circuit can correct errors in one or two layers,




Fig. 1. (a) Transistor. (b) QT structure [10].

while at the same time performing the logic function. The error-correction mechanism of QL is dictated by a simple interconnect rule: the interconnect pattern at the output of a quadruple must be different from the pattern of any of its input variables. Using this interconnection strategy, QL can correct any single error and many multiple errors as long as they do not interact with each other. However, any error at the last layer of the circuit and critical errors at the second last layer cannot be corrected in a QL implemented circuit. This remains a significant disadvantage of QL.

#### D. Quadded Transistor

QT uses four transistors for the function of a single transistor [10]. As shown in Fig. 1, a transistor with input  $A$  is replaced by a four-transistor structure, which is logically equivalent to a function  $(A + A)(A + A)$ . Therefore, an error in any single transistor can be tolerated by QT. Many double errors can also be tolerated as long as they do not occur in transistors placed in parallel. However, the gate capacitance of the QT structure is quadrupled and thus the replacement of every transistor with QT makes the circuit slower with an area overhead.

### III. QUADDED LOGIC WITH QUADDED TRANSISTORS

#### A. Proposed QLQT Technique

To overcome the drawbacks of QL and QT, a hybrid design using QT in QL is proposed to enhance the gates that generate the primary outputs in a QL circuit. In a QLQT implementation of the benchmark C17, for example, the two NAND gates at the last logic layer are implemented using QT (Fig. 2).

In QLQT, any single error in the second-to-last layer of gates or in the last layer of transistors can be corrected by the QT circuits at the outputs. This provides a significant advantage over QL. However, a critical error at the third last layer that would be corrected in QL, may not be necessarily corrected in a QLQT circuit; this is caused by the fan-outs of the subcritical errors induced at the second last layer onto the last QT structures. However, these errors may not cause an erroneous output due to: 1) the errors may propagate to two transistors that are not in parallel in QT; and 2) the errors may be corrected by other signals due to their subcritical nature. Therefore, the negative effects of QLQT are rather limited (as confirmed by simulation later). Table I shows a comparison between QL and QLQT for the effects of single errors at different layers.

#### B. Comparison on Area, Power, and Delay

For TMR and TIR, the area is (at least) tripled and so is the power consumption due to triplication of the gates. If voters are considered, the area and power are slightly larger than three times the original circuit, whereas the delay is only marginally larger (due to the presence of the voters).

QL requires four times as many gates as in the original circuit and twice as many interconnects, i.e., each gate in QL has twice the number of inputs as in the nonredundant circuit. Therefore, the




Fig. 2. QLQT implementation of C17.

TABLE I  
COMPARISON BETWEEN QL AND QLQT

Single Error Occurrence at	Error Type	Does an error appear at the output?	
		QL	QLQT
The last layer of gates/transistors	critical	yes	no
	subcritical	yes	no
2nd last layer of gates	critical	yes	no
	subcritical	no	no
3rd last layer of gates	critical	no	maybe
	subcritical	no	no
Are voters/arbiters needed?	N/A	yes	no

TABLE II  
AREA, POWER, AND DELAY OVERHEAD OF DIFFERENT FAULT-TOLERANT TECHNIQUES COMPARED WITH NONREDUNDANT DESIGN

	AREA	POWER	DELAY
TMR	>3X	>3X	>1X
TIR	>3X	>3X	>1X
QL	>8X	>4X	>2X
QLQT	>8X	>4X	>2X

number of transistors in QL is eight times the original circuit. If gate sizing is considered for the same delay and power, the required area is larger and the power consumption is no less than four times the original circuit.

The measures for QLQT are similar, but slightly less than for QL due to the use of QTs in the last layer of the circuit. The number of transistors in QT is half of QL and so is the area (if transistor sizing is constant). Since circuit delay is dominated by the load capacitance, the delay in QL is at least twice as large as in the original circuit due to the fan-out of signals into two different gates, whereas the delay in QLQT is slightly smaller than in QL. This is due to the similar delays that the QTs incur as the original logic gates would have in the last layer. However, QLQT does not require additional transistors for the voters or arbiters that would be needed in a QL circuit.

TABLE III  
MAPPING OF PULL-UP/DOWN NETWORK STATE  
TO OUTPUT IN A QT STRUCTURE

Pull-up	Pull-down	Output	Estimated Output
on	on	unknown	1
on	off	1	1
off	off	floating	0
off	on	0	0





Fig. 3. Reliability comparison for count for a gate error rate in (a)  $[10^{-5}, 10.3]$  and (b)  $[10^{-3}, 0.05]$ .

The impacts on area, power, and delay are quantitatively summarized in gross terms in Table II.

#### IV. EXPERIMENTAL STUDY

A number of LGSynth'91 [14] and ISCAS'85 benchmark circuits are simulated for comparison purposes to investigate the reliability of TMR, TIR, QL, and QLQT. To reduce the number of fan-ins to the input of a gate in QL and QLQT, the synthesis tool SIS [15] is used for synthesizing and optimizing the benchmark circuits utilizing only inverters and two-input NAND gates.

The voters of TMR/TIR are implemented by a majority gate. The same majority voters are also implemented for the circuit outputs in QL. These voters output a 1 (0) if there are three or more 1 (0)'s at the inputs, else 0 (1). So, one of the four outputs is allowed to be faulty without affecting the correctness of the final output. However, all voters as part of the circuit are considered unreliable and subject





Fig. 4. Reliability comparison for C880 for a gate error rate in (a)  $[10^{-5}, 10.3]$  and (b)  $[10^{-3}, 0.05]$ .

to errors. SCMs [11]–[13] are used for reliability evaluation. For QT, a method similar to [12] is used for evaluating the reliability of a transistor-based circuit. To be consistent with a gate-level SCM (for QL), estimates are made, such that when both pull-up and pull-down networks are ON or OFF, the output is considered to be stuck at 1 or 0. The mapping of the transistor state to the output is given in Table III.

#### V. SIMULATION RESULTS

##### A. Individual Benchmark Simulation

Simulation results are reported in Figs. 3–5 in ascending order of circuit size. These circuits are equivalent to functional modules of different sizes for implementing the redundancy techniques. Reliability is defined as the joint probability that all outputs are correct for a circuit.

Due to the small size of C17 (with only six gates), the use of redundancy is not justified as it may result in a less reliable structure with the unreliable voters. The reliability of the count circuit (with 179 gates) is plotted in Fig. 3(a) and (b) for lower and higher ranges of gate error rates. It can be seen that TMR and TIR do not work well at a large gate error rate (such as 0.05). QLQT has the best reliability when the gate error rate is large, whereas in some cases, QL and QLQT are less reliable than TMR and TIR. This is caused by the short data paths in this circuit, such that some errors cannot be corrected





Fig. 5  
(a) [10, 100] and (b) [10, 100].

before reaching the outputs. Similar considerations also apply to the majority circuit (with 16 gates) and C1908 (with 816 gates).

Fig. 4 shows the circuit reliability of C880 (520 gates). For this circuit (as well as mux, C432, and alu2), QLQT has the best performance. In most cases, QL is the second most effective technique; however, it is not as reliable as TMR when the gate error rate is lower than approximately  $10^{-4}$ . TIR performs slightly worse than TMR due to the fan-outs of errors in TIR.

Fig. 5 shows the reliability of C6288 (2399 gates). QL and QLQT have a clear advantage over TMR and TIR, especially when the gate error rate is large. For a circuit of this size, QL performs very well and its reliability is very close to QLQT. For the two triple redundancy techniques, TMR improves the circuit reliability, whereas TIR deteriorates it. This is due to the interwoven nature of TIR, i.e., errors can spread, whereas errors are confined in the same module in TMR. Similar behavior in reliability has also been observed for C3540.

**B. Summary of Benchmark Simulation Results**

Figs. 6–8 summarize the reliability of the benchmark circuits. Three representative gate error rates of  $10^{-4}$  (relatively low),  $10^{-3}$  (medium), and  $10^{-2}$  (relatively high) are considered. On the x-axis, the benchmark circuits are sorted in order of increasing size. An inset is a zoomed-in view of the high reliability region

Fig. 7. Reliability of different fault-tolerant methods at a gate error rate of  $10^{-3}$  (medium).





Fig. 6. Reliability of different fault-tolerant methods at a gate error rate of  $10^{-4}$  (low).



(i.e., for small benchmark circuits). Note that the three gate error rates are larger than the typical soft error rate of CMOS circuits and smaller than the defect rates in most emerging nanotechnologies. However, the gate error rate is relative to circuit size, so the combinations of gate error rates and different sizes of circuits are effective in evaluating these fault-tolerant techniques. The observations would also be applicable when these techniques are applied to larger circuits.

**1) Triple Modular Redundancy/Triple Interwoven Redundancy:** In general, TMR and TIR are less reliable than QL and QLQT. At a high gate error rate and for a large circuit, the reliability of TMR and TIR is either marginally higher or even lower than the nonredundant circuit. TMR and TIR are good at correcting single faults within a module; however, multiple faults are more likely to occur in a larger circuit module at a higher error rate, thus leading to the overall marginal performance of the TMR and TIR techniques.

For smaller circuits, TMR and TIR show a similar reliability; in larger circuits, TIR is less reliable than TMR. In large circuits when multiple faults are more likely, TIR even shows a lower reliability than a nonredundant circuit. This is due to the structural difference between TMR and TIR, i.e., there are no interconnections between the three replicas in TMR; so, if multiple faults occur in the same replica, they can still be masked at the output. However, this is not the case in TIR; interconnections can spread an error among replicas. In addition, as shown in the insets of Figs. 6 and 7, TMR and TIR




Fig. 8. Reliability of different fault-tolerant methods at a gate error rate of  $10^{-2}$  (high).

can have a better reliability than QL and QLQT for some of the small circuits. This is explained in Section V-B2.

2) *Quadded Logic/Quadded Logic With Quadded Transistor*: In most cases, QL and QLQT show better reliabilities than nonredundant, TMR and TIR circuits. However, they also incur a larger area overhead than TMR and TIR. For some small circuits (as shown in the insets of Figs. 6 and 7), QL and QLQT are not as reliable as TMR and/or TIR. QL has the ability to correct single errors in two layers, but it also may spread the error into more than one gate before correcting it. Hence, for circuits containing very short paths from the primary inputs to the primary outputs, such as majority, count, and C1908, QL and QLQT are not very effective. Since the probability of having single errors in a short path is high, TMR and TIR could be viable. At a higher gate error rate, however, QL and QLQT are more reliable than TMR and TIR due to their better ability in handling multiple errors.

In a large circuit with a high gate error rate, multiple faults are significantly better handled by QLQT than any of the other techniques, thus QLQT achieves the best reliability overall. Note that in QL, a single error in the four outputs is considered to be tolerable and is masked by the majority voting at the output. If all of the signals are required to be error-free to produce a correct output, the advantage of QLQT over QL becomes very significant.

## VI. CONCLUSION

This brief has proposed a novel fault-tolerant technique that uses both QL and QTs. In the QLQT technique, QTs are implemented at the last layer of a circuit, whereas the remaining circuit is implemented by QL. Simulations have shown that the proposed

QLQT technique improves QL by using QTs to implement functions of both the output gates and voters. The fault-tolerant QT circuits correct faults that occur in the last two logic layers, hence leading to a better reliability. Extensive simulations reveal insights with respect to the features and application scopes of these fault-tolerant technique for reliable circuit and system design.

## REFERENCES

- [1] (2013). *International Technology Roadmap for Semiconductors*. [Online]. Available: <http://www.itrs.net/reports.html>
- [2] W. Rao, C. Yang, R. Karri, and A. Orailoglu, "Toward future systems with nanoscale devices: Overcoming the reliability challenge," *Computer*, vol. 44, no. 2, pp. 46–53, 2011.
- [3] J. A. Abraham and D. P. Siewiorek, "An algorithm for the accurate reliability evaluation of triple modular redundancy networks," *IEEE Trans. Comput.*, vol. C-23, no. 7, pp. 682–692, Jul. 1974.
- [4] J. Han, J. Gao, Y. Qi, P. Jonker, and J. A. B. Fortes, "Toward hardware-redundant, fault-tolerant logic for nanoelectronics," *IEEE Des. Test. Comput.*, vol. 22, no. 4, pp. 328–339, Jul./Aug. 2005.
- [5] J. Han and P. Jonker, "From massively parallel image processors to fault-tolerant nanocomputers," in *Proc. 17th ICPR*, vol. 3, Aug. 2004, pp. 2–7.
- [6] L. Anghel, D. Alexandrescu, and M. Nicolaidis, "Evaluation of a soft error tolerance technique based on time and/or space redundancy," in *Proc. 13th IEEE Symp. Integr. Circuits Syst. Des.*, Sep. 2000, pp. 237–242.
- [7] H. Quinn, K. Morgan, P. Graham, J. Krone, M. Caffrey, and K. Lundgreen, "Domain crossing errors: Limitations on single device triple-modular redundancy circuits in Xilinx FPGAs," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 2037–2043, Dec. 2007.
- [8] T. J. Dysart and P. M. Kogge, "Reliability impact of N-modular redundancy in QCA," *IEEE Trans. Nanotechnol.*, vol. 10, no. 5, pp. 1015–1022, Sep. 2011.
- [9] J. Han, E. R. Boykin, H. Chen, J. Liang, and J. A. B. Fortes, "On the reliability of computational structures using majority logic," *IEEE Trans. Nanotechnol.*, vol. 10, no. 5, pp. 1099–1112, Sep. 2011.
- [10] A. H. El-Maleh, B. M. Al-Hashimi, A. Melouki, and F. Khan, "Defect-tolerant  $n^2$ -transistor structure for reliable nanoelectronic designs," *IET Comput. Digital Techn.*, vol. 3, no. 6, pp. 570–580, Nov. 2009.
- [11] H. Chen and J. Han, "Stochastic computational models for accurate reliability evaluation of logic circuits," in *Proc. 20th GLSVLSI*, 2010, pp. 61–66.
- [12] H. Chen, J. Han, and F. Lombardi, "A transistor-level stochastic approach for evaluating the reliability of digital nanometric CMOS circuits," in *Proc. IEEE DFT*, Vancouver, BC, Canada, Oct. 2011, pp. 60–67.
- [13] J. Han, H. Chen, J. Liang, P. Zhu, Z. Yang, and F. Lombardi, "A stochastic computational approach for accurate and efficient reliability evaluation," *IEEE Trans. Comput.*, vol. 63, no. 6, pp. 1336–1350, Jun. 2014.
- [14] S. Yang, "Logic synthesis and optimization benchmarks user guide version 3.0," Microelectron. Center North Carolina, Research Triangle Park, NC, USA, Tech. Rep., Jan. 15, 1991.
- [15] E. M. Sentovich *et al.*, "SIS: A system for sequential circuit synthesis," Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, CA, USA, Tech. Rep. UCB/ERL M92/41, 1992.